A new parallel algorithm for signal processing and a parallel systolic architecture of a robust constant false alarm rate (CFAR) processor with post-detection integration and adaptive censoring (RACPI) is presented in the paper. This detector is effective in conditions of flow from strong impulse interference. The ACPI CFAR processor uses sorting and censoring algorithms. We offer the sorting algorithm to be realized on the basis of the odd-even transposition sort method. We propose the censoring algorithm to be used for obtaining of the noise level estimation and for estimation of the impulse interference parameters. These parameters are needed for automatically choosing the scale factor, which keeps the false alarm rate constant. The real-time implementation of this detection algorithm requires large computational resources because of the great volume and high speed of the incoming data. The time consumption of the sorting and censoring procedures is also very high and therefore the practical realization is difficult. For all these reasons, we choose systolic architectures in the considered case for being more effective than conventional multiprocessor architectures. The computational losses of the systolic architecture are estimated in terms of the number of the processor elements, the computational time and the speed-up needed for realtime implementation.
Introduction
The problem of detecting known signals in impulse interference with unknown parametes is common in sensor systems. Modern search radars, for example, often employ an adaptive detection threshold to maintain a constant false alarm rate (CFAR). There are a lot of methods for increasing the efficiency of CFAR processors in case of non-stationary and non-homogenous interference. One of these methods, suggested by Rohling in [1] , includes the use of ordered statistics for estimating the interference level in the reference window. Another approach for estimating the interference level, proposed by Himonas in [2] , is used in this paper. Later, Himonas suggests this method to be used for censoring of randomly arriving interference impulses from the reference window, when the test cell contains no impulse interference [3] . Behar offers in [4] an adaptive censoring PI CFAR detector in the presence of Poisson distribution pulse jamming. She considers more complex and more general situation than the one studied in [2, 3] , in which the two-dimensional reference window and the test cells are corrupted by randomly arriving impulse interference and the model of the appearance of pulse jamming is more general.
Censoring of the randomly arriving interference impulses both, in the test resolution cells and the reference cells, is used. Garvanov proposes in [5] a new modification of the parallel algorithm presented in [4] . This algorithm works successfully in the presence of total interference (thermal noise plus pulse jamming) that is binominal distributed according to the compound exponential law [6] , with unknown average repetition frequency and magnitude.
When the probability for the appearance of impulse interference is high, the censoring algorithm, proposed in [3] , is unsatisfactory [5, 7, 8] . In such a case the ACPI CFAR processor does not keep constant the false alarm probability, as it is in [3] . Similarly to Garvanov and Lazarov [7, 9, 10] , we suggest the scale factor to be corrected automatically if there is any change in the estimation of impulse interference parameters. The scale factor is chosen automatically from a matrix of preliminary calculated values for different impulse interference parameters.
The systolic architectures of some CFAR algorithms based on ordered statistics filters are studied by Hwang in [11] [12] [13] [14] . These architectures are constructed by means of the sample-oriented approach, which maintains the window in sorted order in an array of processors and updates the ranks based on the sample values of arriving and departing data. The sample-oriented approach is a computationally more efficient technique, which takes advantage of the evaluated ranks in the current window for the evaluation of the ranks in the next window.
In contrast to Hwang, who used the known criteria for choosing of the noise level estimate from ordered statistics, we researched an adaptive censoring robust algorithm. In our case, the sample-oriented approach is not suitable.
In our work, the RACPI CFAR algorithm is proposed as parallel algorithm in which the sorting is realized on the basis of the odd-even transposition method. The adaptive censoring algorithm is also parallel, and computational time is very small.
The best matching between the statistical algorithm and the suggested new systolic architecture requires the using of all reference window cells in the censoring of the impulse interference. Therefore, we suggest a two-dimensional sorting algorithm in the reference array to be used. There are several sorting algorithms that can be implemented for such purposes, e.g. LS3 sort, 4 way mergesort, rotatesort, etc. However, we use a 2D odd-even transposition sort algorithm, because it is simple and easy for implementation. Unfortunately, this sorting method is quite slow. Nevertheless, it sorts the reference array in a snake-like order and this sorting direction is very suitable for further processing. The using of all reference window cells allows the censoring algorithm to separate the impulse interference from the "clean" cells and therefore the best possible noise level estimations and estimations of the impulse interference parameters are obtained. This is the reason for achieving of the most effective useful signal detection.
The suggested statistical algorithm for a RACPI CFAR detector is in fact a further development of the results achieved in [4, 5] . The proposed new systolic architecture allows its calculating structure to follow closely the statistical algoritm, which leads to increased quality of detection and keeping constant false alarm probability. This new algorithm is compared to the similar algorithms, presented in [4, 5] as they all solve the same problem, for the number of the calculating steps and the number of PE elements used. The new algorithm is not compared to algorithms proposed by other authors, because they are different and do not refer to the same task. There are systolic structures of sorting algorithms for different types of CFAR detectors. However, the most suitable for comparison in our case are the algorithms presented in [4, 5] .
The proposed systolic architecture for a RACPI CFAR detector may be successfully applied for target detection in existing radar and communication networks by using pulse train signals.
Robust Adaptive Censoring Post-detection Integration CFAR Processor
The RACPI CFAR processor is effective in conditions of flow from strong impulse interference. This algorithm uses a sorting and censoring approach as in [4] . The elements of the reference window and the test resolution cell are rank-ordered according to increasing magnitude. Before pulse-to-pulse integration, this processor censors all elements with high intensity of signal from both, the reference window and the test resolution cell in order to form the adaptive detection threshold.
The adaptive censoring algorithm consists of the following steps:
The elements of the reference window
... T are determined in accordance with the given level of probability of false censoring [3] :
The recursive procedure is stopped when the condition (1) becomes true. In this way, the reference and the test resolution cells are divided into two parts: The first part contains the "clean" elements, i.e. without interference. The noise level estimate V and the summed signal q 0 are the statistical medians of the "clean" elements from reference and test resolution cells [15] .
where * k and * l are the points, in which the censoring algorithm has stopped. We suggest the parameters of the interference to be estimated by using the second part of the reference window. The estimate of the average interference-to-noise ratio (r j ) and the probability for the appearance of impulse interference (e), can be calculated as:
By using the estimates of the impulse interference parameters, the RACPI CFAR processor chooses automatically the scale factor T RACPI from a matrix of preliminary calculated values. The target is detected according to the following algorithm:
Where H 1 is the hypothesis that the test resolution cells contain the echoes from the target and H 0 is the hypothesis that the test resolution cells contain the receiver noise only.
Parallel Architecture of a RACPI CFAR Processor
The new systolic parallel architecture of a robust CFAR processor with adaptive censoring and non-coherent integration is presented on Fig.1 . The computational blocks for sorting of vectors are denoted as S 1 and S 2 .
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Fig. 1 Systolic architecture of a RACPI CFAR processor
The sorting algorithm for the test cells is realized on the basis of the well-known oddeven transposition sort method. The elements of the reference window are sorted with a 2D odd-even transposition sort method. In this algorithm, the elements are compared not only with their right and left neighbours, but also with their upper and lower neighbours. The sorting direction in the array is snake-like. The suggested parallel systolic architecture on Fig.1 is also suitable for multiprocessor realization. The systolic architectures of sorting computational blocks S 1 and S 2 are shown on Fig.2 and Fig.3 .
The systolic architecture of the censoring algorithm is realized as a parallel algorithm by means of blocks B 1 , B 2 , B 3 , processor elements PE 6 3 and B 03 consist of the processor elements PE 5 , and they are used for the obtaining of k * and l * . By using the processor elements PE 7 , PE 8 , PE 9 and PE 11 , the RACPI CFAR processor obtains the estimates V, q 0 and the parameters of impulse interference (e and r j ). Through the medium of the processor element PE 10 and the estimates of the impulse interference parameters, the RACPI CFAR processor chooses automatically the scale factor T RACPI from memory of preliminary calculated values. The analysis of the architecture shows that eleven types of processor elements are needed for the realization of a RACPI CFAR processor. The logical operation of the processor elements is shown on Fig. 4 . 
Estimation of the Systolic Architecture Parameters
We use the following basic measures to evaluate the systolic architecture parameters: the number of processing elements, the number of computational steps and the speedup of the computational process. The computational measures of the processor, calculated for each stage of signal processing, are as follows:
1. Sorting of vectors: In contrast to [4, 5] , we use a 2D odd-even transposition sort method in the reference window. The sorting direction in the array is snake-like. This method is slow, but the sorting direction is very suitable for further processing.
Censoring of vectors:
The censoring algorithm is realized as a parallel algorithm and in comparison with [4, 5] , the computational time is very small. Number of elements PE 3 =LN+L; PE 4 = LN+L; PE 5 = N+1; PE 6 = 1. Number of steps T 2 = 4.
3. Parameter estimation and scale factor (T RACPI ) formation: In contrast to [4, 5] , the noise level estimate is obtained after the censoring procedure. We estimate the impulse interference parameters as well in this paper. We suggest the scale factor to be chosen automatically from a matrix with preliminary calculated values. Number of elements PE 7 = 1; PE 8 = 1; PE 9 = 2; PE 10 = 1. Number of steps T 3 = 2.
4. Comparison: Number of elements PE 4 = 1; PE 11 = 1. Number of steps T 4 =1.
Consequently, the computational measures of the systolic architecture are as follows: Total number of processor elements.
Total number of computational steps. 
The number of processor elements and computational steps of the API CFAR processor proposed in [4] are:
A similar systolic architecture of the API CFAR processor is offered in [5] , but the detection probability of the new algorithm is better. The number of processor elements and computational steps of the API CFAR processor proposed in [5] 
The speed-up of the computational process of a parallel systolic structure for a RACPI CFAR processor is obtained as:
The speed-up of the computational process and the ratio between the number of processor elements in the RACPI CFAR algorithm and the algorithms in [4, 5] , are shown on Fig.5 and Fig.6 . CFAR algorithm toward algorithms in [4, 5] The proposed systolic architecture for a RACPI CFAR processor contains more processor elements compared to the architectures presented in [4, 5] , and the number of the computational steps is commensurable with the ones in [4, 5] . However, the new algorithm is continuously sorting all reference cells in the reference window and therefore better estimations of the noise level and the impulse interference parameters are achieved. The censoring algorithm is more effective. Due to that the detection probability of the proposed new RACPI CFAR algorithm is better.
Conclusions
A new parallel algorithm of a RACPI CFAR processor for target detection is proposed in this paper. It is similar to the parallel algorithms of the CFAR processors from [4, 5] . In contrast to the algorithms presented in [4, 5] , the new algorithm is robust towards the changes of the impulse interference parameters. The systolic architecture consists of more processor elements and equal computational time, but the detection probability achieved is optimal. The proposed systolic algorithm maximum corresponds to statistical algorithm.
By using a 2D odd-even transposition sort method in the reference cells, the sorting direction in the array is snake-like. In such cases the censoring algorithm uses all reference cells in the reference window. The described approach leads to the better performance of the RACPI CFAR processor compared to the ones proposed in [4, 5] . In this case the target detection is optimal in the presence of impulse interference.
We propose the adaptive censoring algorithm to be realized as a parallel systolic architecture that minimizes the computational time. We also suggest a censoring algorithm to be used for estimation of the impulse interference parameters. The scale factor, which is needed for keeping the false alarm rate constant, is chosen automatically, independently of the changes in the impulse interference parameters.
The using of the new algorithm leads to additional paralleling and speeding-up of signal processing.
